




**SAAB**

# Languages and Tools for Formal Design of Cyber-Physical Systems

*George Ungureanu<sup>1</sup> Timmy Sundström<sup>2</sup> Ingo Sander<sup>1</sup> Ingemar Söderquist<sup>2</sup>*

<sup>1</sup>School of EECS, KTH Royal Institute of Technology, Stockholm, Sweden

<sup>2</sup>Business Area Aeronautics, Saab AB, Linköping, Sweden



October 8, 2019


**VINNOVA**  
Sweden's Innovation Agency




# Cyber-Physical Systems



# Cyber-Physical Systems




# Cyber-Physical Systems




# Cyber Physical System Design

- ▶ combine many *mature* disciplines
- ▶ tools to design and simulate behaviors
- ▶ design flows from specification to implementation




# Cyber Physical System Design ... Challenges

- ▶ combine many *mature* disciplines
  - ▶ *incompatible* abstractions
  - ▶ *fundamental* issues with interpretations of *time*
- ▶ tools to design and simulate behaviors
  
- ▶ design flows from specification to implementation




# Cyber Physical System Design ... Challenges

- ▶ combine many *mature* disciplines
  - ▶ *incompatible* abstractions
  - ▶ *fundamental* issues with interpretations of *time*
- ▶ tools to design and simulate behaviors
  - ▶ text-based specification documents
  - ▶ no formal semantics  $\Rightarrow$  low correlation between simulation model and design artifact
- ▶ design flows from specification to implementation



# Cyber Physical System Design ... Challenges

- ▶ combine many *mature* disciplines
  - ▶ *incompatible* abstractions
  - ▶ *fundamental* issues with interpretations of *time*
- ▶ tools to design and simulate behaviors
  - ▶ text-based specification documents
  - ▶ no formal semantics  $\Rightarrow$  low correlation between simulation model and design artifact
- ▶ design flows from specification to implementation
  - ▶ refinements are *ad-hoc*, based on designer experience
  - ▶ heavily dependent on prototype testing across design stages






# Cyber Physical System Design ... Challenges

- ▶ combine many *mature* disciplines
  - ▶ *incompatible* abstractions
  - ▶ *fundamental* issues with interpretations of *time*
- ▶ tools to design and simulate behaviors
  - ▶ text-based specification documents
  - ▶ no formal semantics  $\Rightarrow$  low correlation between simulation model and design artifact
- ▶ design flows from specification to implementation
  - ▶ refinements are *ad-hoc*, based on designer experience
  - ▶ heavily dependent on prototype testing across design stages

**HUGE COSTS!**



# Just Implement It...

```
1 #include <msp430.h>
2
3 int main(void) {
4     WDTCTL = WDTPW | WDTHOLD; // Stop watchdog timer
5
6     //Configure output ports
7     PDIRR |= BIT0; // P1.0 = LED
8
9     //Configure clock system
10    UCSCTL0 = 0x0000; // Set lowest possible DCDs, MDCs
11    // These are controlled by FLL
12    UCSCTL1 = DC0RSEL_5; // Select DCD range to 10MHz
13    UCSCTL2 |= 0x0001; // (M+1) * 32.768kHz = 10MHz
14    UCSCTL3 = SELREF_2; // Set DCD Fll reference = REF0
15    UCSCTL4 = SELA_0 | SELS_4 | SELM_0; // Set MCLK = XT1
16    // MCLK = DCD0, SCLK = DCD1, DIVS = 0x0000, NCLK = DCDLK
17    // SCLK = DCD0, SCLK = DCD1, DIVS = 0x0000, NCLK = DCDLK
18
19    //Configure timer AB
20    TANCNTL = TASSEL_1 | MC_1 | TACLK; // SCLK = 32768Hz, Up Mode
21    TANCNCR = 0x0001; // 1 second period
22
23    while(1){
24        POUT ^= BIT0;
25
26        while((TANCNTL & TAIIFG) == 0){
27            ;
28        }
29        TANCNTL &= ~(TAIFG);
30    }
31    return 0;
32 }
```

7M lines of code<sup>1</sup>

<sup>1</sup>Boeing 787 Dreamliners avionics software. Source <https://informationisbeautiful.net>

# Just Implement It...

```
#include <msp430.h>
...
int main(void) {
    WDTCTL = WDTPW | WDTHOLD; // Stop watchdog timer
    ...
    //Configure output ports // P1.0 = LED
    PDIR |= BIT0;
    ...
    //Configure clock system
    UCSCTL0 = 0x0000; // Set lowest possible DCDs, MDCs
    // These are controlled by P11
    UCSCTL1 = DC0RSEL_5; // Select DCD range to 10MHz
    UCSCTL2 = 0x00; // (N+1) * 32.768kHz = 10MHz
    UCSCTL3 = SELREF_2; // Set DCD P11 reference = REF0
    UCSCTL4 = SELA_0 | SELS_4 | SELM_0; // Set MCLK = XT1
    // MCLK = DCD10MHz * DIVS_0 / DIVR_0 = 10MHz
    MCLK = DC0RSEL_5;
    ...
}

```

7M lines of code<sup>1</sup>



<sup>1</sup>Boeing 787 Dreamliners avionics software. Source <https://informationisbeautiful.net>

# Just Implement It...

```
#include <msp430.h>
...
int main(void) {
    WDTCTL = WDTPW | WDTHOLD; // Stop watchdog timer
...
    //Configure output ports
    PDIR |= BIT0; // P1.0 = LED
...
    //Configure clock system
    UCSCTL0 = 0x0000; // Set lowest possible DCDs, MDCs
    // These are controlled by P1L
    UCSCTL1 = DC0SEL_5; // Select DCD range to 10MHz
    UCSCTL2 = 0x0000; // (M+1) * 32.768kHz = 10MHz
    UCSCTL5 = SELREF_2; // Set DCD P1L reference = REFO
    UCSCTL6 = SELA_0 | SELS_4 | SELM_0; // Set MCLK = XT1
    // MCLK = DCDSEL_0 | DIVS_0 | MCLKSEL_0
    MCLK = MCLKSEL_0 | DIVS_0 | MCLKSEL_0;
...
    MCLK; // MCLK = 32768Hz, Up Mode
    // 1 second period
...
}

```

7M lines of code<sup>1</sup>



<sup>1</sup>Boeing 787 Dreamliners avionics software. Source <https://informationisbeautiful.net>

# Just Implement It...

```
#include <msp430.h>
...
int main(void) {
    WDTCTL = WDTPW | WDTHOLD; // Stop watchdog timer
...
    //Configure output ports
    PDIR |= BIT0; // P1.0 = LED
...
    //Configure clock system
    UCSCTL0 = 0x0000; // Set lowest possible DCDs, MDCs
    // These are controlled by P1L
    UCSCTL1 = DC0RSEL_5; // Select DCD range to 10MHz
    UCSCTL2 = 0x0000; // (M-1) * 32.768kHz = 10MHz
    UCSCTL3 = SELREF_2; // Set DCD P1L reference = REF0
    UCSCTL4 = SELA_0 | SELS_4 | SELM_0; // Set MCLK = XT1
    // MCLK = MCLKDIV, MCLK = MCLKDIV
    MCLK = MCLKDIV;
...
    MCLK; // MCLK = 32768Hz, Up Mode
    // 1 second period
...
}
```


7M lines of code<sup>1</sup>



## Learn from VLSI design

- ▶ unprecedented complexity
- ▶ *well-founded*, systematic abstractions
- ▶ *clear & rigorous* path from abstract behavior to silicon


# Just Implement It...



## Learn from VLSI design


- ▶ unprecedented complexity
- ▶ *well-founded*, systematic abstractions
- ▶ *clear & rigorous* path from abstract behavior to silicon

# Just Implement It...



## Learn from VLSI design


- ▶ unprecedented complexity
- ▶ *well-founded*, systematic abstractions
- ▶ *clear & rigorous* path from abstract behavior to silicon



ForSyDe : **F**ormal **S**ystem **D**esign  
ForSyDe  $\approx$  Foresight;

- ▶ Definition of foresight (Merriam-Webster)
  1. an act or the power of foreseeing : prescience  
*Through foresight she could tell what the outcome would be.*
  2. provident care : prudence  
*had the foresight to invest his money wisely*
  3. an act of looking forward; also : a view forward






ForSyDe : **F**ormal **S**ystem **D**esign  
ForSyDe  $\approx$  Foresight;

► Definition of foresight (Merriam-Webster)

1. an act or the power of foreseeing : prescience  
*Through foresight she could tell what the outcome would be.*
2. provident care : prudence  
*had the foresight to invest his money wisely*
3. an act of looking forward; also : a view forward

- high level of abstraction
- formal semantics
- clear separation between modeled aspects
- rigorous design flow
- multiple, heterogeneous predictable targets

# ForSyDe



- ▶ high level of abstraction
- ▶ formal semantics
- ▶ clear separation between modeled aspects
- ▶ rigorous design flow
- ▶ multiple, heterogeneous predictable targets

# Behaviors, not Functions

Not only numbers but


- ▶ interaction
- ▶ dynamics
- ▶ synchronization
- ▶ timing
- ▶ concurrency/parallelism
- ▶ protocol/modes
- ▶ communication
- ▶ probabilistic distribution
- ▶ security primitives
- ▶ other non-functional properties...

Interacting aspects!

# Behaviors, not Functions

Not only numbers but


- ▶ interaction
- ▶ dynamics
- ▶ synchronization
- ▶ timing
- ▶ concurrency/parallelism
- ▶ protocol/modes
- ▶ communication
- ▶ probabilistic distribution
- ▶ security primitives
- ▶ other non-functional properties...




# Layered Languages

Each layer consists of:

- ▶ a set of structured types  
= *encode properties*
- ▶ a set of functions over these types  
= *transformations, rules*
- ▶ a set of higher order functions (HOF)  
= *conduits between layers*



# A Language for Timed Behavior



## Signals


- ▶ encode temporal information
- ▶ define *tag systems*<sup>1</sup>

## Processes

- ▶ act according to MoC semantics
- ▶ created with *process constructors* (HOF)

<sup>1</sup>E.A. Lee and A. Sangiovanni-Vincentelli. *A framework for comparing models of computation*. Dec. 1998.

# A Language for Timed Behavior



## Signals


- ▶ encode temporal information
- ▶ define *tag systems*<sup>1</sup>

## Processes

- ▶ act according to MoC semantics
- ▶ created with *process constructors* (HOF)

<sup>1</sup>Lee and Sangiovanni-Vincentelli, *A framework for comparing models of computation*.

# A Language for Timed Behavior



## Signals

- ▶ encode temporal information
- ▶ define *tag systems*<sup>1</sup>


## Processes

- ▶ act according to MoC semantics
- ▶ created with *process constructors* (HOF)

<sup>1</sup>Lee and Sangiovanni-Vincentelli, *A framework for comparing models of computation*.



# A Language for Timed Behavior



SY process

## Signals


- ▶ encode temporal information
- ▶ define *tag systems*<sup>1</sup>

## Processes

- ▶ act according to MoC semantics
- ▶ created with *process constructors* (HOF)

<sup>1</sup>Lee and Sangiovanni-Vincentelli, *A framework for comparing models of computation*.

# A Language for Timed Behavior



## Signals


- ▶ encode temporal information
- ▶ define *tag systems*<sup>1</sup>

## Processes

- ▶ act according to MoC semantics
- ▶ created with *process constructors* (HOF)

<sup>1</sup>Lee and Sangiovanni-Vincentelli, *A framework for comparing models of computation*.

# A Language for Timed Behavior



## Signals


- ▶ encode temporal information
- ▶ define *tag systems*<sup>1</sup>

## Processes

- ▶ act according to MoC semantics
- ▶ created with *process constructors* (HOF)

<sup>1</sup>Lee and Sangiovanni-Vincentelli, *A framework for comparing models of computation*.

# A Language for Timed Behavior



## Signals


- ▶ encode temporal information
- ▶ define *tag systems*<sup>1</sup>

## Processes


- ▶ act according to MoC semantics
- ▶ created with *process constructors* (HOF)

<sup>1</sup>Lee and Sangiovanni-Vincentelli, *A framework for comparing models of computation*.


# A Language for Structured Parallelism




(a) farm




(b) reduce



(c) pipe



(d) recur



(e) prefix

## Regular Structures (e.g. Vectors)

- ▶ encode spatial information
- ▶ enable *catamorphisms*<sup>2</sup>

## Parallel Patterns

- ▶ functional relations between elements
- ▶ potential for parallel distribution
- ▶ created with *skeletons* (HOF)

<sup>2</sup>David B Skillicorn. *Foundations of parallel programming*. 6. Cambridge University Press, 2005.

# A Language for Testing Properties

*pre-condition*  $\Rightarrow$  *statement*

Example:

$$\forall a \in \text{List}(\alpha) \Rightarrow \text{reverse}(\text{reverse } a) = a$$

## Generators

- ▶ express pre-conditions
- ▶ abstract random data generators
- ▶ “smartened” by algebraic properties<sup>3</sup>

## Properties & Combinators

- ▶ test truth statements
- ▶ systematic composition of generators


<sup>3</sup>John Hughes. “QuickCheck testing for fun and profit”. In: *International Symposium on Practical Aspects of Declarative Languages*. Springer. 2007.

# Layered Languages in Tandem

11 12 13

21 22 23


# Layered Languages in Tandem




(+1)



# Layered Languages in Tandem




# Layered Languages in Tandem




```
Skeleton.farm(MoC.comb(+1))
```

# Layered Languages in Tandem




$$\forall s \in S_{SY}(\mathcal{V}(\alpha)) \Rightarrow \text{len}(\text{Skeleton.farm}(\text{MoC.comb}(+1))(s)) = \text{len}(s)$$

# Simulation, Validation, Verification



1  $in = \{0, 1, 2, 3, 4, 5\}$




4


7 out =

$\{0, 1, 10, 3, 4, 5\}$




3




5



# Simulation, Validation, Verification



1  $in = \{0,1,2,3,4,5\}$




4



7 out =

$\{0,1,10,3,4,5\}$


3




5



# Simulation, Validation, Verification



1  $in = \{0,1,2,3,4,5\}$




4




7 out =

$\{0,1,10,3,4,5\}$

3




5



```

Cube HL Model Tests :
aes-aatom> GENERIC farm does not alter the input structure : [OK, passed 100 tests]
aes-aatom> DBF right number of outputs : [OK, passed 100 tests]
aes-aatom> DBF legal value range : [OK, passed 200 tests]
aes-aatom> DBF equivalence with simple dot product operation : [OK, passed 200 tests]
aes-aatom> PC right number of outputs : [OK, passed 100 tests]
aes-aatom> PC right unit impulse response : [Failed]
aes-aatom> *** Failed! Falsifiable (after 5 tests):
aes-aatom> <15.562785 :+ 2.579895,18.506731 :+ 6.645266,(-7.249061) :+ (-7.488059),(-28.21106)
aes-aatom> (used seed 3415407256264002182)
aes-aatom> PC legal value range : [OK, passed 200 tests]
aes-aatom> CT both channels have cubes of the same dimensions : [OK, passed 100 tests]
aes-aatom> DFB right number of outputs : [OK, passed 100 tests]
aes-aatom> CFAR right number of outputs : [OK, passed 100 tests]
aes-aatom> INT right unit impulse response : [OK, passed 70 tests]


Properties Total
aes-aatom> Passed 10 10
aes-aatom> Failed 1 1
aes-aatom> Total 11 11
aes-aatom> Test suite tests-cube failed
aes-aatom> test (suite: tests-stream)
    
```



# The ForSyDe Modeling Frameworks

- ▶ **ForSyDe-Shallow**  
The original modeling framework
- ▶ **ForSyDe-Deep**  
Synthesis towards VHDL.
- ▶ **ForSyDe-SystemC**  
Closer to imperative targets
- ▶ **ForSyDe-Atom**  
Sandbox for novel modeling concepts
- ▶ **ForSyDe-Eclipse**  
Eclipse-based GUI frontend

Open source tools available online:



The screenshot shows the ForSyDe website homepage. At the top, there is a dark navigation bar with links for 'ForSyDe', 'News', 'Tools', 'Documentation', 'Publications', 'Contact', 'GitHub', and 'RSS Feed'. Below the navigation bar, the main header area contains the 'ForSyDe' logo and the tagline 'A Methodology for Formal System Design'. The central part of the page features a large blue circular graphic with a network diagram on the left and a clock-like diagram on the right. To the right of this graphic is a 'Page Navigation' sidebar with links for 'Overview', 'Tools', 'Shortcuts', and 'Back to top'. Below the graphic, the 'Overview' section begins with a paragraph describing the methodology and its objectives. It lists three bullet points: 'System design must start at a high-level of abstraction...', 'Design methodology must give a solid base for the incorporation of formal methods...', and 'Abstraction gap between specification and implementation must be bridged by formal refinement techniques...'. It also includes a line of text: 'Visit the [Projects](#) and [Publications](#) pages for a glimpse of our activities.' Below this is the 'Our Name' section, which starts with the text 'ForSyDe is officially an acronym for Formal System Design.'

<https://forsyde.github.io/>

Thank you!